Cheri, aka Capability Hardware Enhanced RISC Instructions, is an instruction set architecture created in 2010.
| #3009on PLDB | 14Years Old |
CHERI extends conventional hardware Instruction-Set Architectures (ISAs) with new architectural features to enable fine-grained memory protection and highly scalable software compartmentalization.